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Abstract
Design and manufacturing of present day Multi-Core microprocessors has to overcome major technology
obstacles, particularly in the areas of Power and Validation. More speciﬁcally, the state of the Art in the
area of validation is such that upwards of 30% of the human resources in a modern microprocessor Design
Team are dedicated to it. The term Validation Productivity Gap has been introduced to describe exactly
these ever increasing resource requirements. Formal Veriﬁcation techniques oﬀer one of the technological
approaches for addressing many aspects of this validation gap. Therefore it is of paramount importance to
develop technologies and methodologies for reducing the time it takes to debug and rectify Logic Errors that
are detected by Formal Veriﬁcation Techniques. Such developments would oﬀer a much needed productivity
improvement both in pre- and post-Silicon validation activities.
Keywords: Formal Veriﬁcation, Equivalence Checking, Property Veriﬁcation, Logic Debugging, Logic
Circuit Rectiﬁcation.
1 Introduction
A little over a decade after the Pentium FDIV bug, design engineers everywhere
are enjoying the beneﬁts of the widespread use of Formal Property Veriﬁcation
(FPV) and Formal Equivalence Veriﬁcation (FEV) tools. The signiﬁcance of the
role that these tools have played in bug-free tape-outs over the years cannot be
overstated. Unfortunately, debugging the process of identifying and correcting the
root cause of a design error seems to remain a labor-intensive undertaking and has
become one of the major bottlenecks of FV activities. An engineer still has to notice
something, question why it happens, set up hypotheses, and then attempt to conﬁrm
or falsify them. As has been correctly stated, there seems to exist a non-algorithmic,
psychological component to current debugging methodologies. Unfortunately, the
1 Email: john.moondanos@intel.com
Electronic Notes in Theoretical Computer Science 174 (2007) 3–7
1571-0661 ©  2 007  Publ ished by Elsevier B.V.
www.elsevier.com/locate/entcs
doi:10.1016/j.entcs.2006.12.035
Open access under CC BY-NC-ND license.
stringent time-to-market requirements at top microprocessor companies do not allow
us to continue with this legacy. To quote leading experts in this ﬁeld, debugging
should be just as disciplined, systematic, and quantiﬁable as other areas of logic
design — which means that we should automate it. Fortunately, recent progress in
CAD tools has brought breakthrough improvements in terms of the circuit size and
complexity that our formal veriﬁcation tools can handle. This talk focuses exactly on
taking advantage of this recent progress to increase designer productivity in formal
veriﬁcation applications by exploiting advanced automated debugging algorithms.
To deﬁne the operations involved in debugging a design, let us ﬁrst review the
facets of a design that engineers are examining in this era of multi-core processors.
When we design a system we deal mainly with three aspects. Its speciﬁcation (in
terms of properties or a circuit at various levels of abstraction), the actual model
and the environment within which the model operates (expressed frequently as a
set of dont care conditions). On the other hand the term Design Debugging refers
collectively to three separate but complementary activities. Error explanation
describes any approach to aiding a user in moving from a particular example of
speciﬁcation failure to an understanding of the essence of the failure. Error Lo-
calization is the more speciﬁc task of identifying the faulty core of a system by
locating the components that are the root cause of the problem. Finally, Error
Rectiﬁcation deals with techniques for actually correcting the problem.
The careful reader will appreciate the importance of automated formal debug-
ging algorithms for additional reasons, other than the fact that they stand to make
the logic debugging process less time consuming and less frustrating. In addition to
ﬁxing implementation errors, these techniques are also of paramount importance in
the process of design revision due to speciﬁcation changes. A speciﬁcation change
is performed when an error in the high-level speciﬁcation is found during the design
validation process. In practice, as many of us have experienced over the years, a
speciﬁcation error is found late in the design cycle when the logic synthesis or even
placement-and-route has been completed. In order to re-use the spent engineering
eﬀort, a designer tends to patch the old implementation and make it conform to
the new speciﬁcation, instead of re-synthesizing from scratch. This process known
as ECO [1] calls for methodologies that enable very eﬃcient design revisions. Both
ECO and error debugging can clearly be formulated as rectiﬁcation problems in the
logic domain.
2 Logic Debugging and Rectiﬁcation Technologies
Debugging is an interactive and iterative process that requires hands-on involvement
of designers, who must identify and resolve the root cause of a failure. One way to
accelerate this process is by enhancing the capability of designers to understand and
analyze their designs and veriﬁcation results using advanced, automated analysis
algorithms. These algorithms will increase the designers productivity by providing a
smaller set of possible error locations and automated ways of correcting the design.
These advanced debugging algorithms need to consider:
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Trace Techniques: FPV and FEV tools produce counterexamples automatically;
however as leading researchers have stated, isolated counterexamples are merely
symptoms of the design error and not identiﬁcations of the root cause. To in-
crease the value of counterexamples in identifying the root cause of the error, the
techniques of this category attempt to:
(i) Localize the cause of the error in an error trace, and
(ii) Produce distinct error traces having diﬀerent causes.
Such trace based techniques are particularly useful in debugging Formal Prop-
erties in the absence of a speciﬁcation model. In the ideal debugging algorithm
architecture we need to include:
(i) Counter-Example-Minimization: Help the debugging engineer by pro-
ducing a minimal length sequence that leads to the same error state.
(ii) Trace Clustering: Group together counterexample sequences that seem to
reach the same error states due to the same root causes
(iii) Positive and Negative Trace Generation: Create traces that are similar
(with respect to a distance metric) to a given counterexample that lead to
error states (negative traces) and good states (positive traces).
These techniques form the basis of the so called Delta Debugging [9] approach,
whereby we attempt to root cause the problem in a design by examining its
behavior for traces that are slightly diﬀerent from the original counterexample.
Structural Techniques: These include utilizing gate dominators [2], various
schemes of cut-point generation algorithms and other circuit structural infor-
mation to identify and visualize similarities between the spec and the imp. They
also include cone intersection whereby a signal that is not in the intersection of
the incorrect outputs fan-in cones cannot be solely responsible for the error and,
thus, cannot be the error site. In addition, back-propagation [12] techniques at-
tempt to identify the root cause of an erroneous output by tracing signal paths
that are regulated by gates whose inputs are set to the controlling values.
Symbolic Techniques: These techniques [1,3,5] employ reduced ordered BDDs to
formulate the necessary and suﬃcient Boolean conditions for a signal or a set of
signals to be the root cause of an error. In addition the play a major role in the
rectiﬁcation process as they encode the function of the new logic that must be
implemented to correct the circuit.
Analytical Techniques: These [6,7] employ SAT solvers and the recent advances
that have been implemented in the ﬁeld. In the ideal debugging algorithm archi-
tecture we should have a strategy whereby we attempt to identify which gates in
the circuit must be changed in order to correct the wrong values we observe at
the circuits outputs for set of counterexamples, the size of which is user deﬁned.
The intuition behind this approach is that gates which when changed can correct
the output of the circuit for a large number of counterexamples, are probably the
actual root cause of the design error.
Simulation Based Techniques: These approaches [4,8] serve primarily as ﬁlters
in the proposed algorithm architecture. They gradually exclude signals from the
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candidate list of error locations. In general, the main advantage of simulation-
based techniques is that they are highly scalable. In many cases they also produce
satisfactory diagnosis results [10]. However, simulation based approaches do not
provide enough insight about how to ﬁx the error(s). Thus, they are less suit-
able for applications that require automatic rectiﬁcation (e.g., the ECO problem).
The Sensitization Based Filter complements the output of a gate and attempts
to propagate the eﬀect of this change throughout the gates fan-out cone. If this
change cannot be propagated to the output the gate is taken from the candidate
error list. The Common Error Filter approach attempts to use quick simula-
tion results to potentially identify whether some common gate level errors (e.g.
missing/extra inverter/buﬀer, wrong gate type, etc.) are the root cause of the
FPV/FEV runs.
Hybrid Techniques: These include Automatic Test Pattern Generation tech-
niques (ATPG) which in eﬀect combine the technologies underlying both struc-
tural and SAT based approaches [11]. The problem of error localization can be
cast as an ATPG problem if we consider a D or D-bar to represent the pair (spec,
imp) value, rather than the pair (good, faulty) circuit value.
3 Summary
All these techniques need to be improved, further expanded and combined, to ac-
commodate the extremely complicated problems that the design of many-core pro-
cessors poses for Formal Veriﬁcation Techniques today. In particular, debugging
of failed property runs targeted for protocol veriﬁcation seems to be a crucial step
towards implementation of correct multi-core designs.
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